ABSTRACT In this paper, a novel topology of switched-capacitor converter is proposed. Compared with the existing switched-capacitor topologies, such as the Dickson-based switched-capacitor converter or the ladder switched-capacitor converter, it limits both voltage stress and current stress of components under lower level, which reduces the volume of capacitor banks and the conduction loss. These characteristics can help high-power density and high-efficiency design, especially in high-voltage-gain applications. The phase shift modulation strategy corresponding to the proposed switched-capacitor converter is also presented in this paper. With phase shift modulation, voltage gain can be adjusted as continuous value. The voltage regulation ability makes up the defect of conventional switched-capacitor converters, and the ZVS operation of all the switching devices is also achieved with the proposed modulation method so that the WBG devices can play more strength in the converter with higher switching frequency. The derivation of the circuit topology and phase shift modulation will be introduced in this paper. The steady analysis and performance comparison will prove the advantage of the proposed converter. A 600-W prototype is built, and the experiment results are presented to validate the proposed converter.
I. INTRODUCTION
Nowadays, high-voltage-gain DC-DC converters [1] are required in many industrial fields, such as solar photovoltaic system, data center, battery formation and so on [2] , [3] . An isolated converter is typically applied in these applications to connect two different voltage rates. However, switchedcapacitor converters (SCC) attract more considerable attention because of its magnet-less feature. The SCC realizes high voltage gain by changing the topologies of a series of capacitors instead of transformers that used in isolated converters. And the energy is stored in capacitors rather than magnetic materials. Without bulky magnetic components like inductor and transformer and incidental magnetic loss, SCC can easily achieve high power density and high efficiency and is within the trend of high frequency and integration.
The development of SCC experiences three major stages. First, the rudiment of SCC came from voltage multiplier,
The associate editor coordinating the review of this manuscript and approving it for publication was Yijie Wang. which utilizes diode and capacitor network to generate high voltage pulse like Cockcroft-Walton voltage multiplier and Marx Generator. Then, from 1970s, Ladder SCC [27] - [29] and serial-parallel SCC are invented by replacing the diodes in the voltage multiplier with MOSFET. New SCC topologies are also proposed, such as Dickson SCC [4] and Fibonacci SCC [27] . The Dickson SCC eliminates unexpected voltage drop in Ladder SCC caused by parasitic capacitance. And Fibonacci SCC can realize the highest voltage gain with the least components among all kinds of SCCs. In this period, SCC is mainly applied as integrated power source for other chip with low power. At present, SCC begins to broaden its application, as various kinds of SCC topologies are continuously proposed, like multilevel modular SCC [5] - [9] , doublewing multilevel modular SCC [6] , [10] - [16] , flying capacitor SCC [3] , [24] - [26] and stacked SCC [30] - [32] . These novel SCCs are more suitable for high power application from hundreds of watts to kilos of watts in industrial fields.
To play a more important role as a high-voltage-gain converter, SCC is supposed to achieve higher efficiency and higher power density, which almost depends on the loss of switching device and the volume of capacitor banks. Therefore, the voltage stress and current stress of switching device and the voltage stress of capacitor should be the optimization objects [33] , [34] . Current stress directly determines the conduction loss and with lower voltage stress, device with lower conduction resistance can be utilized. As for capacitor, voltage stress restricts its minimum volume. Different topologies will cause different voltage and current stress distribution on components. For example, although the Fibonacci SCC can easily realize high voltage gain, the voltage and current stress on switching device and capacitor both increase rapidly with the voltage gain, so Fibonacci SCC can take its advantages in low power application but not in high power stages.
The Dickson-based SCC becomes more popular in these years. Many new converters like multilevel modular SCC, double-wing multilevel modular SCC and switching tank SCC [2] , [18] - [20] are all based on the topology proposed by Dickson in 1970s. In Dickson SCC, the voltage stress of switching device never exceeds twice of low side voltage no matter how high the voltage gain is. And the current stress is evenly shared by all switching devices, so the conduction loss is also acceptable. The defect of Dickson SCC is that the voltage stress of capacitor rises linearly with the high side voltage, which means larger capacitor banks should be used in high voltage applications.
Another kind of SCC like Ladder SCC is based on the topology proposed by Cockcroft-Walton. This kind of SCC limits the capacitor voltage stress at low side voltage, so it can achieve higher power density. However, the current stress is not even and will increase linearly with voltage gain, which reduces the efficiency of the converter.
There are also some improvements of basic SCC. For example, the double-wing multilevel modular SCC cuts the increasing voltage stress of capacitor by half, but the noncommand-ground characteristic restricts its range of use. It is suggested that there is an inner contradiction among the voltage stress and current stress of switching device and capacitor in existing SCCs. Therefore, it is meaningful to combine the advantages of Dickson-based SCC and Ladder SCC to achieve both high efficiency and high power density, especially in high-voltage-gain application.
Besides, there are some inherent disadvantages of SCC. First, the voltage gain of SCC is fixed by its circuit structure like a transformer, which makes it not suitable for widevoltage-range applications and have poor voltage regulation ability. Second, the absence of inductor means that the transient current is out of control. At start-up process the charging current will be sharp and large. And if the capacitor voltage is not balanced when devices switch, current spike will also appear. Third, the devices operate in hard-switching, which causes EMI noise and switching loss. It's important to achieve soft-switching so that the switching frequency can be increased.
The key to avoid these shortcomings is inserting some inductors in basic SCC. The additional inductors have low inductance at the level of nanohenry, so these inductors can be applied as stray inductor or air-core inductor which still keeps magnet-less characteristic of SCC. This kind of SCCs that utilizing few inductors are also called hybrid SCC. With the help of inductors, the current spike can be choked. And with the ability of controlling current, several modulation strategies are proposed to improve the performance of SCC.
Resonant SCC such as resonant multilevel modular SCC [5] , [6] , [8] applies inserting inductors and original capacitors to make up resonant loops. The switching frequency is equal to the resonant frequency. Therefore, in each switching state, the current drops to zero at the end of the state. The resonant SCC realizes ZCS operation and can reduce the inductance and capacitance by increasing switching frequency. However, the resonant SCC still has fixed voltage gain. Besides, if wide-band-gap devices like SiC and GaN are applied in the converter, the switching-off loss will automatically vanish because of the WBG device's zero-tailcurrent characteristic. Therefore, it is more helpful to achieve zero-voltage-on.
Phase shift modulation strategy is first applied to SCC by Hideaki Fujita in flying capacitor SCC [39] . Then this strategy is developed to be used in multilevel modular SCC and double-wing multilevel modular SCC [9] , [13] , [40] , [41] . By shifting one group gate signal with a certain phase from another, two new switching states are added to the basic SCC switching sequence to achieve ZVS operation. Besides, the energy delivery through the converter in one switching period can be controlled by the shift phase so that the output voltage can be also controlled by the phase to realize adjustable voltage gain and voltage regulation ability. However, the existing phase shift method is not applicable for all kinds of SCCs, such as ladder SCC. And the input current of power supply has a rapid change when circuit state switching, which requires a larger input capacitor bank. This paper proposes a novel topology of switchingcapacitor converter. The new topology combines the advantage of Dickson-based SCC and ladder SCC. The voltage stress and current stress can both be limited under certain level, so the proposed converter can indeed achieve high efficiency and high power density in high-voltage-gain applications. Then the corresponding phase shift modulation strategy is also proposed to realize ZVS operation and voltage regulation ability. The second section will first introduce the circuit configuration and basic operation principle. Then the phase shift strategy and how ZVS operation can be realized will be exhibited in section III. The quantitative analysis of the converter will be presented in the section IV and will compare with other SCCs. At last section, experiment result will be given out to validate the proposed topology and modulation method. Figure 2 shows the conventional multilevel modular SCC with indication of voltage stress distribution. And two switching states of multilevel modular SCC is shown in Figure 3 . In state a, C 1 is charged by low side voltage source, and C 3 is charged by V L and C 2 in series. Then in state b, C 2 is charged by V L and C 1 in series. And C 3 connects with V L in series to charge the output capacitor C 4 in high voltage side. The low side voltage will be series-connected with capacitor C k−1 to charge the capacitor C k . Therefore, the voltage of capacitors boosts with V L in each step. Capacitors charge and discharge in turn with adjacent capacitors to keep charge balance and deliver power from input to output. The mechanism of SCC determines the voltage stress of capacitor will increase linearly with voltage gain as (1) .
II. CIRCUIT DERIVATION AND BASIC CONFIGURATION
As for switching devices, they can be divided into two groups. The switching devices in low voltage side make up a series of half bridges, so their voltage stress is just equal to low side voltage V L . And the switching devices connected to the positive ends of capacitor together are clamped by capacitors. Except the switching devices directly connect to input and output, voltage stress of other devices in this group is 2V L . The current stress is same of all the switching devices. To maintain the charge balance of each capacitor, the average current through each charge or discharge loop should be twice the average output current I out in one switching state. Uniform distribution of current stress and low voltage stress of switching devices contribute to less conduction loss and high efficiency, which is the advantage of Dickson-based SCC, but growing voltage stress of capacitor requires more capacitor volume, especially in high-voltage-gain applications. the Dickson-based SCC. However, the high side voltage is produced by connecting the capacitors with same parity in series (V L , C 1 , C 3 , C 2i−1 and C 2 , C 4 , C 2i ). The two groups of capacitors in series are just like the two handrails of a ladder, and the switching devices made up of the ''stairs''. Therefore, the voltage stress of capacitor in ladder SCC is 2V L (voltage of C 1 is V L ) no matter how much the voltage gain is, which helps high power density design. However, because each group of capacitors is connected in series to the low side voltage source through the switching devices in low voltage side, all the charge or discharge current will flow through the low voltage side switching devices at the same time, which can cause a large current stress as described by (2) . G is the voltage gain.
For a high voltage gain, the current stress can be reasonably large. As conduction loss is proportion to the current, the efficiency performance of ladder SCC is poorer than Dickson-based SCC. And another weakness of ladder SCC is that the phase shift modulation method cannot be applied to ladder SCC, so that the ZVS operation and voltage regulation cannot be realized, which is important in some applications. To combine the advantages of these two SCC topologies, a novel topology is proposed. Figure 6 redraws the ladder SCC to present the ''ladder'' structure more clearly and reveal the common points with Dickson-based SCC. Each two capacitors and the switching devices connected with them consist of one stage of the converter. The output of each stage is connected to the next stage as input. And it is evident that the structure of the low side components and the first stage is similar to Dickson-based SCC. By adding a switching device and output capacitor for each stage as shown in Figure 7 , the first stage of ladder SCC is reformed to a Dickson-based SCC, and the stages above can be regard as the extension of the Dickson-based SCC. Figure 7 is an example of the proposed SCC topology. By expanding the switching devices and capacitors in one stage and the number of stages, a general proposed SCC is shown as Figure 8 . With N , the number of capacitors in each stage, and M , the number of stages, the nominal voltage gain of the proposed SCC can be calculated by (3) . The basic operation with two switching states is shown in Figure 9 . The two switching states are just like Dicksonbased SCC. The difference is that in state a, the output capacitor of the first stage C 1,3 will charge the first capacitor C 2,1 in the second stage in series with V L , so that the voltage among C 2,1 is 2V L . Then in state b, C 2,1 charges C 2,2 to 2V L through two switching devices. By this way, each capacitor in the second stage will be charge to 2V L , which is just the difference of the output of the first stage and low side voltage V C 3 − V L . Then the output voltages of the first and the second stages connect in series to obtain 5V L , which realizes a higher voltage gain. And the maximum voltage stress of capacitor in the circuit is just 3V L , which is nearly half of the voltage stress in Dickson-based SCC with the same voltage gain. For more stages, the output voltage of the second stage will be sequentially transmitted to the stages above. The voltage among the first capacitor in the next stage will also be charge to V C 3 − V L . Therefore, the voltage stress of each capacitor in the proposed SCC can be described by (4) .
And the maximum voltage stress is always born by the output capacitor of the first stage, which can be calculated by voltage gain G and the number of stages M as (5) . With larger M , the voltage stress on capacitor can be further reduced.
As for switching devices, the voltage stress in proposed SCC is the same as the Dickson-based SCC and ladder SCC, which is just V L and 2V L .
And the current stress can also be calculated by the charge balance of capacitors. Figure 9 presents the current distribution in two switching states. It can be seen that the switching devices at low voltage side bear the maximum current stress, which involves with the number of stages and can be calculated by (7) .
For N larger than 3, the current stress in proposed SCC is less than ladder SCC. For a certain voltage gain, both low voltage stress and current stress can be achieved with elaborately selected N and M , which makes it possible to optimize the efficiency and power density for different design goals. Figure 10 shows the switching states of phase shift modulation applied on a two-stage 5X proposed SCC as an instance. Several inductors are inserted into the circuit to control the slope of current as the requirement of phase shift modulation. The inductances are small enough to be applied as stray inductance or air-core inductor, which will be proved in the following section, so the magnet-less characteristic of SCC can still be maintained. And the corresponding waveforms are presented in Figure 11 . The switching devices are divided into three groups as low voltage side, the first stage and the second stage. Accordingly, the signals of their gate drive are shifted by a certain phase from each other. The time interval between the signals of the low voltage and the first stage is T 1 , and the interval between the first stage and the second stage is T 2 . Phase shift ratio is defined as (8), where T s is the switching period.
III. PHASE SHIFT MODULATION AND ZVS OPERATION A. PHASE SHIFT MODULATION
From t 0 to t 1 , the equivalent circuit is similar to the basic state (a) in Figure 9 . The voltage in each loop is close to balance and the values of current through inductors change slowly. Then from t 1 to t 2 , the states of switching devices in the low voltage side toggle first, which breaks the voltage balance in the first stage. The absence of V L in the loops of the first stage causes considerable voltage difference on the inductors in the first stage. As a result, the currents in the first stage change fast and even change their direction. However, the operation of switching devices at low voltage side does not affect the equivalent circuit loop in the second stage.
From t 2 to t 3 , the states of switching devices in the first stage toggle. As the current direction of the first stage has already changed before t 2 , which is now the same as the direction in basic state (b) in Figure 9 . The voltage balance sets up again and the change rate of current in first stage slows down. But now the equivalent circuits of the second stage change because of the switching actions in the first stage. The currents in the second stage begin to change fast and turn its direction over in the same way as the first stage. At t 3 , the second stage also turn into the basic state b like the first stage.
In another half switching period, the operation is similar. At t 4 , the states of switching devices in the low voltage side toggle again and the current values in the first stage enter into fast-change state again. From t 5 to t 6 , the equivalent circuits of the first stage turn back to basic state (a) and the current values in the second stage begin to change fast. Finally, at t 6 , the second stage turns back to basic state (a) to finish a switching period.
The phase shift operation creates two different switching states for each stage. From t 1 to t 2 , t 4 to t 5 for the first stage and from t 2 to t 3 , t 5 to t 6 for the second stage, the slope of current becomes significant and change its direction. The change of current directions in these states joins the two basic states in Figure 9 together and make the transient process more gently. This operation is also the key to achieving ZVS. As shown in Figure 11 , when the output voltage is the nominal value calculated by (4), the current waveforms in these states are almost symmetrical about zero, which means there is little charge or energy transferred during these states. Therefore, these time phases are defined as current commutation states for the corresponding circuit stages. The shift time interval T 1 and T 2 labeled in Figure 11 are just the duration time of current commutation states.
From t 6 to t 1 and from t 2 to t 4 , current values in the first stage change slowly so that charge and energy are transmitted among capacitors in one circuit stage. These time phases are defined as the power delivery states of the first stage. And from t 0 to t 2 , t 3 to t 5 are the power delivery states of the second stage. By adjust D 1 and D 2 , the power delivered by the proposed SCC can be controlled. To simplify the modulation strategy, the inductances in the same stage adopt the same value as L 1 , L 2 to L N . And the capacitances are supposed to be large enough to ignore the voltage ripple on capacitors. By listing the volt-second balance equations of inductors and charge balance equations of each output capacitors, the output power can be calculated by (9) , where V N is the voltage of capacitor C N .
According to (8) , output voltage can also be adjusted by D 1 and D 2 . Therefore, the proposed SCC can realize voltage regulation ability with close-loop control of phase shift ratio, and the voltage gain can also be continuous regulated, which overcomes the inherent shortcomings of SCC.
There are five variables in (9), D 1 , D 2 , V H , V 1,N , P o and only three of them are free. Define G = V H V L as the voltage gain, m 1 = V 1,N NV L as the conversion ratio of the first stage. There are also some constraint conditions of these variables as described in (10) .
In Figure 12 , m 1 is set to be 1. The curved surface exhibits the relation between D 1 , G and P o under the constraint conditions. D 2 can be determined by (9) and is not presented in Figure 12 . It suggests that the maximum output power is always achieved when D 1 = 0.5. And for each value of D 1 , the output power first increases linearly with voltage gain and reaches a maximum point. Then P o begins to drop as G further increases. When m 1 is also adjusted, the boundary of output power will change together. Figure 13 presents the output power range with different m 1 . The color areas are the projections of Figure 12 to P o − G plane. It can be seen that the higher m 1 is, the more power can be delivered through converter. And the maximum output power always reaches when G =
For a proposed SCC with M stages, the phase shift modulation can also be applied by shifting the signal of the k th stage from the (k − 1) th stage with T k . There will be 2M + 2 switching states in one switching period. And the relationship between output power and the shift ratio of the k th stage can be calculated as (11) .
B. ZVS OPERATION AND CONSTRAINTS
Phase shift modulation also realizes ZVS operation of the proposed SCC. Figure 14 presents the waveforms of the ZVS commutation process of half switching period from t 1 to t 3 . Each time point is spread out to three time t x−1 , t x−2 , t x−3 to display what happens in deadtime. to charge and discharge the C oss of the switching devices at low voltage side. At t 1−2 , the charge or discharge process of C oss completes and the currents make the anti-parallel diodes of S 1a and S 2b conducted, which clamps the voltage of S 1a and S 2b to zero. Therefore, when gate drive signals of S 1a and S 2b rise at t 1−3 , ZVS of S 1a and S 2b is realized. Figure 16 shows the ZVS operation of the switching devices in the first stage. S 1,1 and S 1,3 turn off at t 2−1 . The current of inductors in the first stage charges or discharges C oss of the switching devices S 1,1 , S 1,2 and S 1,3 . The C oss of S 1,1 and S 1,3 are charged to V L at t 2−2 and anti-parallel diode of S 1,2 clamps the voltage of S 1,2 to zero until it realizes ZVS at t 2−3 when S 1,2 turns on.
The ZVS operation of switching devices in the second stage achieves in the same way like the first stage from t 3−1 to t 3−3 . At t 3−1 , S 2,1 and S 2,3 turn off and C oss of switching devices in the second stage begins to be charged or discharged by the inductors in L 2 and L 2 . Then the anti-parallel diode of S 2,2 clamps the voltage of S 2,2 to zero at t 3−2 and ZVS is realized at t 3−3 .
With the same mechanism, the ZVS operation of another half switching period can also be realized. As the tail current and diode reverse recovery loss of WBG device are negligible, zero-voltage-turn-on can minimize the switching loss in a WBG-based converter, which is helpful to raise switching frequency, solve EMI problem and increase efficiency.
In order to fully charge or discharge the C oss , the direction of inductor current is supposed to turn over in corresponding current commutation states, and there should be enough energy stored in inductors. Therefore, the current value at the edge of current commutation state and power delivery state decides whether the ZVS operation can be completed. The scope of current in the k th stage can be described by (11) and (12), where k k,a is the current scope of power delivery state and k k,b is the scope of current commutation state.
Then the current expressions of each time state can be listed as following.
The first power delivery state of k th circuit stage:
The first current commutation state of k th circuit stage:
Another power delivery state of k th circuit stage:
Another current commutation state of k th circuit stage:
The current values of states edge which are tagged in Figure 14 as i k,a and i k,b can be calculated by current scopes and phase shift ratios.
As shown in Figure 14 , the criteria of ZVS operation can be described by (19) .
IV. STEADY STATE ANANLYSIS AND COMPARISON

A. SWITCHING DEVICE STRESS
As the V DS of switching device is clamped by nearby capacitors, the voltage stress of switching device will also change when phase shift modulation modifies capacitor voltage. Voltage stress of switching devices in one circuit stage is related to the output capacitor voltage of that stage as described in (11) . The voltage stress of device is still around 2V L , which ensures the low withstand voltage and low R ds devices to be used for a better conduction loss.
The current stress of switching device can be obtained by expressions of inductor current as (14) ∼ (17). For the switching devices at low voltage side, the current is just the corresponding inductor current in the first circuit stage.
For the switching devices from the first circuit stage to the (M − 1) th circuit stage, the current stress is the current difference of the two adjacent inductors.
And for the switching devices in the M th stage, the current stress is just the current of corresponding inductor.
Consider for a converter based on WBG devices, the power loss on the device can be breakdown to the conduction loss, gate drive loss and the loss on the C oss . The switch-off loss can be ignored because of the negligible tail current. The gate drive loss can be calculated by the datasheet and the designed switching frequency as (24) .
where n is the number of the switching devices. And the loss on the C oss is caused by the hard switch-on, which is related to the voltage stress of the switching device.
As ZVS operation has been realized by phase shift method, this part of loss is eliminated from the proposed converter, which helps to increase efficiency and switching frequency.
With the expressions of switching device current as (21) ∼ (23) the current stress of switching devices in k th stage can be described by the inductor current.
And conduction loss can be expressed as the integration of square of the current.
A 600W, 12V low voltage and 60V high voltage converter is taken as a design example. EPC2023 eGaN FET is applied as power devices for a lower conduction resistance in this voltage rating. Table 1 lists main parameters of EPC2023. 
B. CAPACITOR STRESS AND REQUIREMENT
As the voltage of output capacitors of each stage can be adjusted with the phase shift ratio as (11) , each capacitor in the circuit will change with the adjustment as (27) .
The ripple voltage on the capacitors is in proportion to the largest variation of the charge in one switching period, which is decided by current stress of capacitor. Except output capacitors of each circuit stage, other capacitors all connect in series with corresponding inductors, so that their charge current is just the current of inductors. As for output capacitors, their charge current can be obtained by KCL theorem.
The charge current can be described as (28) . And Figure 18 shows the charge current waveforms of capacitors in the 5X proposed SCC. Then, for a certain ripple voltage level V pp , the capacitance required can be expressed as (29) , where t z1 and t z2 are two zero-crossing points of the charge current waveforms.
The minimum voltage of capacitor bank is limited by the energy stored as E C = 1 2CV 2 C . Therefore, the sum of CV 2 C for all capacitors in circuit can be a quota to evaluate the VOLUME 7, 2019 FIGURE 18. Waveforms of capacitors' charge current. power density of SCCs as capacitor banks take over most of the volume.
C. COMPARISON WITH OTHER SCCS
To compare the proposed SCC with other conventional SCC, a unified index which combines efficiency and power density performance together should be set up. Figure 19 and Figure 20 show the comparison among proposed SCC, Dickson-based SCC and Ladder SCC. The output power of converter is set as 600W, the low voltage is 12V, and the ripple voltage of capacitor is supposed to be less than 5% of V L . EPC2023 is still applied as the power device. As presented in Figure 19 , the voltage gain of the SCCs is fixed as 10. By trimming the switching frequency, the efficiency and the total energy stored in capacitors, which reveals the volume of converter both change. It suggests that the proposed SCC can realize higher efficiency with the same volume limitation. Then in Figure 20 , situation that CV 2 = 1J is further selected and power loss of three kinds of SCC is broken down to three parts to compare power loss feature in different output power. And in Figure 21 , the efficiency goal of three kinds of SCC is set to 98%. For different voltage gain situation, the proposed SCC can realize the least capacitor volume and the advantage is more evident in higher voltage gain.
To further illustrate the strengths of proposed SCC with a practical way, the number, cost and size of components are compared comprehensively. The 12V input, 60V output 5X converter with 600W output power and 98.5% efficiency is set as the design goal. Voltage ripple is still set as 5%V L . Table 2 lists the specifications of the main components.
Then Table 3 shows the capacitor requirement, cost and volume of three kinds of SCCs, under the switching frequency satisfied efficiency goal.
The comparison result reveals the proposed SCC can significantly reduce the capacitor volume and cost by adopting lower voltage capacitors, even the proposed SCC have one more capacitor than conventional topologies. And the proposed SCC also has one more switching device than conventional topologies, but the additional cost and volume of this switching device is much less than the strengths on capacitor, especially in a higher voltage gain converter. 
V. PROTOTYPE AND EXPERIMENT
A 600W 12V input and 60V output converter is built to validate the proposed topology and modulation method. The main parameters of the converter are listed in Table 4 . Figure 22 shows the input current waveform of low voltage side. According to the topology configuration, the input current can be calculated by current of three switching devices.
The requirement of input electrolytic capacitors depends on the input ripple current. With fourier decomposition of input current waveform, the ripple current at switching frequency is 19.45A. For a less number of input capacitors, high-ratedripple-current capacitor can be chosen. Conductive polymer aluminum capacitor has much higher rated current than ordinary aluminum electrolytic capacitor, for example, 180 CPS series 330µF capacitor from Vishay can withstand 5A ripple current with 10.4 × 10.4 × 12.6mm 3 volume, so that only 4 of this kind of capacitors are needed. To further reduce input capacitors and ripple current, two converters can be connected parallel, and the modulation can be interleaved, which can reduce the input ripple current to 5.3A and only one capacitor is needed. For a prototype, ordinary capacitors are selected with much design margin as shown in Figure 23 . The experiment results are presented below. Figure 24 shows the waveforms of low side input voltage V L and high side output voltage V H , which reveals the voltage conversion ratio. V C1, 3 and V C2,3 is the output voltage of the first and the second stage on the capacitor C 1,3 and C 2,3 . And the voltage waveforms of other capacitors are shown in Figure 25 , which verifies the capacitor voltage stress distribution. Figure 26 exhibits the phase shift modulation and the current waveforms of inductors. The waveforms tally with the theoretical analysis in Figure 11 and present power delivery states and current commutation states of each circuit stages. The current commutation states of each circuit stages are interlaced and the duration time of current commutation states is just the phase shift time as described in Chapter III.
The ZVS operation of the switching devices is shown in Figure 27 , Figure 28 and Figure 29 . Figure 27 shows the ZVS operation of device in the low voltage side and switch S 1b is chosen as an example. It can be seen that in the deadtime, the current of inductor i L1 is negative, which means the inductor can discharge the C oss . Therefore, the V DS of S 1b drop to zero fast and the little negative voltage means the anti-parallel diode is conducted. When gate drive signal S 1b rises up, the ZVS can be realized.
VI. CONCLUSION
A novel switched-capacitor converter is proposed in this paper. Comparing with existing SCCs, the proposed SCC has following strengths:
1) The maximum capacitor voltage stress can be limited even in high-voltage-gain applications. The voltage stress in a 2-stage proposed SCC is nearly half of the Dickson-based SCC. Low voltage rate capacitors with higher capacitance and less volume can be utilized to achieve high power density. 2) The maximum voltage stress and current stress of switching devices can also be limited instead of increasing with voltage gain. Therefore, switching devices with lower conduction resistance can be applied and the power loss on devices can be reduced.
3) The proposed SCC is capable of phase shift modulation and corresponding phase shift strategy is also proposed in this paper, which realizes voltage regulation ability of SCC. 4) By adopting phase shift modulation, ZVS operation of all the switching devices can be achieved, which is reasonably beneficial to WBG devices as higher switching frequency, zero turn-on loss and lower EMI can be achieved.
The steady state analysis indicates the advantage of the proposed SCC. With the same limitation of energy stored in capacitors, the proposed SCC can improve efficiency by nearly 1%, compared with other conventional SCCs, which is illustrated in Figure 19 . And the experiment on the prototype proves the realizability of theoretical design.
